内存芯片edd2516aeta-5b-e

全新原装、现货
features
• double-data-rate architecture; two data transfers per
clock cycle 
• the high-speed data transfer is realized by the 2 bits
prefetch pipelined architecture
• bi-directional data strobe (dqs) is transmitted
/received with data for capturing data at the receiver
• data inputs, outputs, and dm are synchronized with
dqs
• dqs is edge-aligned with data for reads; center-
aligned with data for writes
• differential clock inputs (ck and /ck)
• dll aligns dq and dqs transitions with ck
transitions
• commands entered on each positive ck edge; data
and data mask referenced to both edges of dqs
• data mask (dm) for write data

深圳市泽科达科技有限公司
电    话： 86 755 83989987
移动电话： 13927462711
传    真： 86 755 83222271
地    址： 中国 广东 深圳市福田区 深圳市福田区振华路高科德电子市场61842室